CS Professional · Intellectual Property Rights - Law and Practice · Layout-Designs of Integrated Circuits
Kaveri Chips Pvt Ltd began selling devices using its layout-design in Pune in January 2022 and applied for registration in March 2024. No other facts are relevant. Under Section 7, what is the likely result?
Registration is barred. The layout-design was commercially exploited in India for about twenty-six months before filing, which is more than the two-year allowance in the proviso to Section 7. The period is measured back from the application date, so the exploitation disqualifies the layout-design.
- ARegistration is not barred, because the sales were only in India and not in a convention country
- BRegistration is barred, because the exploitation exceeded two years before the filing dateCorrect
- CRegistration is not barred, because the two-year period runs from the date of registration
- DRegistration is barred only if a competitor has already registered a similar layout-design
Explanation
From January 2022 to March 2024 is about 26 months, beyond two years before filing. The proviso therefore does not apply, and Section 7(1)(b) bars the layout-design because it was commercially exploited in India. The period is counted back from the filing date, not from registration.
Did you get it right without looking?
One question tells you little. A timed set on Layout-Designs of Integrated Circuits shows your real accuracy, how long you take and where you lose marks.
More Layout-Designs of Integrated Circuits questions
- The Central Government wishes to assist applicants in southern India to register layout-designs conveniently. Which step is consistent with …
- Veda Microsystems, Bengaluru, designs a chip layout. It consists of transistors, other circuitry elements and the lead wires connecting them…
- Nimbus Chips studies the registered layout-design of Orion Silicon through scientific analysis and creates its own layout-design that is ori…
- Karthik Semiconductors files an application for a layout-design that was first sold commercially in Japan, a convention country, on 10 Janua…
- Veda Microsystems Pvt Ltd, Bengaluru, holds a registered layout-design for a power-management chip. Rohan, who is neither the proprietor nor…
- Tarini Labs creates a layout-design by combining elements and interconnections that are each commonly known among layout-design creators and…